Abstract| This paper presents a framework for design automation of VLSI interconnect geometries. Crosstalk, overshoot, undershoot, signal delay, and the line impedance are the design performance parameters under consideration. Since the dependence of electrical performance parameters on geometry is not easily de ned, both qualitative and quantitative techniques are used. Two knowledge bases are introduced|a model and a simulation base. The model base contains models used for terminations, transmission line parameter extractors, and the transmission lines. The simulation knowledge base contains a set of approximations and routines for the exact evaluation of electrical performance parameters. Procedures are introduced for automatic extraction of applicable models and the simulation techniques in the design process. An unconstrained optimization routine is used as a design search technique. The approach presented here gives faster results than approaches shown in literature, with little sacri ce of accuracy.
I. Introduction M E thods and tools for automatic design of signal distribution have been addressed by few researchers. Dai 1 ] discusses a multichip module (MCM) router capable of changing spacing and width of the interconnects in order to meet crosstalk speci cations. The limitation of his approach is the use of a lumped electrical model that does not facilitate design with respect to other geometrical parameters. Rainal 7] approximates interconnects as laments. This approximation is inadequate for design of cross-sectional geometry. Rather than using approximations for evaluation of crosstalk and other electrical performance parameters, Liu et al. 4] uses the inverse Laplace transform to compute the exact value for each electrical parameter. A min-max optimization method with a sensitivity analysis is used for physical design of an interconnect. Min-max is a nonlinear, constrained, and multiple variable optimization method that can su er from nonconvergence. It is also expensive computationally and requires numerous evaluations of electrical parameters of the circuit, each of which calls for inverse Laplace transform evaluation with a sensitivity calculation. We feel that automation of interconnect design requires a combination of qualitative (symbolic) and quantitative (numerical) methods which should result in faster and more accurate design.
Conceptually, our approach to design automation is rooted in the notion of a search process through a space of design con gurations. The design methodology is based
The authors are with Department of Electrical and Computer Engineering, University of Arizona, Tucson, AZ 85721. E-mail: jr@ece.arizona.edu on the following major steps: rst, we select appropriate models for a given interconnect geometry. Then, we use simulators to evaluate a design state at hand. Optimization routines are invoked next and a new design state is produced. This process continues until no further improvements can be made to the interconnect design. We describe this process in detail in Section IV where we present the design system.
Within our framework, we support two levels of geometric design. At the design level, the system attempts to meet the constraints but does not optimize line geometry with respect to the area. At the optimization level, the interconnect design is optimized with respect to both electrical and geometrical constraints.
Two knowledge bases are used to organize information about models and simulators used at each step in the design process. The model base contains models of terminations, transmission line parameter extractors, and the transmission lines. Models selected from the model base are used for the selection of an appropriate simulator at each design step. The simulation base contains both approximate and exact routines for the evaluation of electrical performance. Selection of models and simulators, setting up experiments for evaluation of electrical performance criteria, and running the optimization routine are controlled by a design engine. Examples shown in Section V illustrate both design and optimization levels for VLSI interconnect geometry design.
We now proceed to describe the major elements of our design approach and the realization of the resulting system for design of interconnect geometry with respect to electrical and area constraints. The electrical performance criteria considered are crosstalk, overshoot, undershoot, signal delay and impedance. The transmission lines are assumed to be of identical geometry. They are terminated by either resistances or capacitances to represent either CMOS, BJT, or BiCMOS technologies. The con guration considered here has drivers at near end and receivers at far end of both the driven and quiet lines as shown in Figure 1 . The active line is driven by a step input voltage.
II. Model Base
Driver and receiver circuits are terminated by either CMOS or BJT components. CMOS technology is modeled by a voltage source connected in series with the resistor for a driver ( R d ) and the capacitor as a receiver ( C l ). Driver ( R d ) and receiver resistances ( R l ) are models for the BJT technology . A BiCMOS gate is modeled as a BJT terminated driver ( R d ) and a CMOS based receiver ( C l ). Two di erent techniques are used in this work to transform the geometrical parameters of the interconnect into electrical parameters: the approximate technique developed by Gupta 2] and the more exact University of Arizona Method of Moments TEM (UAMOM) transmission line extractor 10]. Both techniques give even and odd mode characteristic impedance and line delays which are then used in either the lumped or the transmission line models. These two models are the basis of approximate methods for the evaluation of electrical performance criteria.
A. Lumped Line Model
The line is modeled by per unit length inductance L and capacitance C multiplied by the length of the line l.
Kirchho 's current and voltage laws are used to obtain a transfer function in the frequency domain for a resistive or a capacitive receiver. The driver voltage is assumed to be a step function. The line input voltage is limited by M and the transfer function of the lumped circuit:
where M, , and ! o are de ned depending on the type of terminations:
resistive termination capacitive termination
The damping ratio, , determines if the line response is overdamped ( > 1), underdamped ( < 1) or critically damped ( = 1 
where b determines the delay of even and odd modes as they re ect at the far end for each trip n = 0; 1:::, a is the time constant required to charge up the load capacitance by the line, K is the driver injection coe cient, K n is the driver re ection coe cient and K m is a constant. The 
C. Model Rulebase The model rulebase consists of two parts | rules for the selection of a appropriate parameters extractor and rules for the selection of models used in simulation. Each rule consists of two parts -a premise (or the \if" part) and the conclusion (or the \then" part). When the premise is satis ed, the selection speci ed in the conclusion is made.
The condition for the selection of Gupta's model for the even and odd mode characteristic impedances and delays was established by computing predictions using the UAMOM program 10]. Gupta's model for both impedances and delays was found to be within 10% of UAMOM's values for the following conditions:
:01 s=h 10 :01 w=h 10 r 1 s=t > 2 (13) The rule for selection of Gupta's model is :
If (13) is not satis ed, UAMOM is selected. The chosen extractor serves to transform the geometrical parameters of the interconnects into the corresponding electrical parameters.
At this point the selection of a lumped or a transmission line model is made. The choice depends upon how the electrical performance parameters are to be evaluated. Two methods are used | exact and approximate. If the exact evaluation techniques are to be used, then the transmission line model is always selected. Thus, rules are needed only when the approximated performance evaluation is carried out. The rules deciding which approximate transmission line model should be used are based on dimensionless parameters of the driver, receiver and interconnect sys- When the resistive condition (r d > :1) and (:1 < r l r d < 10)] is satis ed, the truncated transmission line model is within 10%. The lumped model is more accurate than the truncated transmission line model outside this range. Simulation shows that a quiet line is for all cases described within 10% by the truncated transmission line model.
III. Simulation Base
The simulation knowledge base contains both exact and approximate techniques for the evaluation of electrical performance parameters. It is overlayed with a rulebase capable of choosing the best technique for a given set of terminations and the selected transmission line model.
Two sets of approximations are presented for the evaluation of overshoot, undershoot, signal delay, and crosstalk. They are based on the lumped and transmission line models. This is followed by the description of the exact and ltered routines which are used to obtain values for electrical performance criteria. Although not a performance parameter itself, the characteristic impedance of the line is added to the electrical performance criteria to allow the designer to indirectly control other constraints, e.g., switching noise 12]. Impedance is calculated directly from the extracted parameters of the line, i.e., Z = q L C .
A. Approximate Evaluation of Performance Criteria Using
Lumped Model When terminations are not matched with the transmission line, overshoot occurs due to re ections of the signal at the terminations. High overshoot causes higher power consumption and degrades the reliability of the receivers but does not cause them to switch falsely. The overshoot calculation is the same for both the resistive and capacitive terminations. The de nition of the damping parameter, , is given in equation 2.
(15) Undershoot and overshoot are related to each other; typically the highest value of overshoot is followed by the lowest value of undershoot. Undershoot can cause false switching at the receiver end if it is large enough and lasts long enough for the receiver to switch. The maximum value of overshoot that might be registered by the receiver occurs when the even mode voltage arrives at the far end and lasts until the rst re ection of the odd mode arrives at the far end. Thus, a way to approximate overshoot is to take the rst two terms in far end voltage response of the driven line from the exact solution and to evaluate the overshoot in the middle of the interval. The maximum value of undershoot occurs when the rst re ection of even mode o the near end comes to the far end and lasts until the second re ection of the odd mode arrives to the far end of the line. Thus, a way to approximate undershoot is to take the rst four terms from the exact solution of the far end voltage response of the driven line and evaluate undershoot in the middle of the time interval that it takes for the second re ection to arrive. Values of constants are given in equation 10 Usually the maximum value of crosstalk that can be registered at the receiver occurs between the rst incidence of the even mode and the arrival of the rst re ection of the odd mode. The crosstalk is evaluated in the middle of this time interval. This approximation is derived by using the rst two terms in the exact response. For a capacitive receiver, the following approximation is used (the constants are de ned in equation 10): The exact routine uses equations 9 and 11 for the evaluation of far end voltages at the active and quiet lines. At low values of load capacitance, spikes appear at the output. The designer can chose to use either a low-pass lter or the exact response for the evaluation of electrical performance parameters depending on the sensitivity of the receiver to the spikes. The cut-o frequency for the lter is speci ed by the designer.
For both the exact and ltered responses, the maximum value of the voltage at the receiver on the driven line is taken as the measure of overshoot. The measure of crosstalk is taken to be the maximum voltage at the far end of the quiet line. The measure of undershoot is calculated as the minimum value of voltage at the far end of the driven line in the time interval after overshoot has been registered. The measure of delay is calculated by noting the time it takes for the far end voltage response on the driven line to reach a user-de ned percentage of the amplitude of input voltage.
D. Simulation Rulebase
The premise of a simulation rule consists of the choice of the line model and the receiver model which are given in the conclusion of the model rulebase. The conclusion of the simulation rulebase gives the name of an appropriate technique for the evaluation of a given electrical parameter. For example, a rule that would select an appropriate approximation of overshoot for which a lumped line model was selected for the capacitive receiver has the following form: if (lumped model is selected and the receiver is capacitive) then (use overshoot approximation that utilizes the lumped line model and the capacitive receiver model) Similar rules have been developed for all the approximation techniques. When approximations show that design is satisfactory with respect to the electrical performance criteria speci ed by the user, the exact routines with ltered response are used to ne-tune the design.
IV. Design System
Overall con guration of our design system is shown in Figure 2 . Both the qualitative and quantitative approach are integrated within this system. In the qualitative phase of the design process, a set of model names for the selection of a simulator is generated. The quantitative phase results in a set of measures re ecting the performance characteristics of the current design. An optimization routine is invoked that generates the optimal value of the geometrical dimensions under consideration, e.g., the spacing which best meets the crosstalk requirements.
Models used in the system were described in Section II, together with rules to select an appropriate model at each design stage. Various models available imply di erent approximation techniques. The simulation base contains the information about tools used for performance evaluation. Each approximation is valid only for a speci c set of models as discussed in Section III.
Our design engine controls the design process. It selects the appropriate models for a given interconnect geometry. Then, simulators are used to evaluate the current design state. The result of this stage is a set of values of performance parameters. The function to be minimized during the optimization phase is then formulated by the design engine. Finally, the optimization routine is invoked; this results in the next design state. This process continues until a satisfactory design is produced.
More details about the components of the design system are given in the ensuing sections. First the organization of knowledge in model and simulation bases is shown. Then, we discuss how the selection of appropriate models and simulators is made. This is followed by a brief description of the design engine's tasks. Examples are given to demonstrate the e cacy of our approach.
A. Model and Simulation Base Organization
The multiplicity of models and tools which can be used for the evaluation of electrical performance criteria requires a scheme for organizing and managing knowledge needed to select an adequate model and simulation tool.
The knowledge in the model and simulation bases is organized and managed using the System Entity Structure (SES) representation scheme (for details we refer the reader to 8]). SES facilitates a hierarchical and modular representation of domain knowledge. It is a tree like structure whose nodes can be: a) entities, i.e., objects that represent part of the system being designed, e.g., a system component or a process, b) aspects, that is modes of decomposing entities into its subcomponents, c) specializations, i.e., a means of expressing taxonomic relationships among entities, and d) attributes of entities. The entity nodes have to alternate with aspects and specializations; graphically (j) represents aspects, (jj) represents specializations, and ( ) is for attributes that characterize an entity. More information about SES and illustrative examples from the VLSI interconnect design domain are given in 8]. Here, we employs the SES as an underlying representation to organize and manage the model and simulation bases of our design system. Figure 3 shows the SES for the model base. Entities are objects of the design domain, for example,`driver' in the model base aspect of the`Model Base'. As stated above, specialization is a mode of classifying an entity. For example, BJT, BiCMOS, and CMOS, are speci cations of a driver in the Driver Model Type specialization. There are two ways of specializing interconnect | one with respect to model used and the other is with respect to the extractor, which is applied to obtain electrical parameters of transmission lines geometry.
The attributes characterize static and dynamic properties of an entity. For example, attributes of di erent driver and receiver technologies are the appropriate resistances and capacitances. The system entity structure of the simulation base is shown in Figure 4 . It organizes knowledge about the simulation tools to be used for evaluation of design.
B. Rulebase
The system entity structure underlies a combinatorially unfolding number of alternative system designs, depending on the aspects and specializations selected. Rule-based pruning derives a structure called a design composition tree 9]. In the composition tree uniques model instances are associated with leaf components. An internal node of the tree is a coupling of the models associated with the internal node's children. A sample composition tree for the model base is given in Figure 5 . 
C. Design Engine
The design engine controls the entire design process. The process can be viewed as a traversal of the design state space in a manner that produces the nal design from the starting con guration. In our approach to interconnect design, the starting con guration is the initial interconnect geometry. Search is needed to provide a new set of geometrical parameters that meet users constraints. The parameters are: spacing, width, thickness, height, and the dielectric constant.
For each geometrical parameter, search is carried out to obtain an optimal design. The design engine takes the current geometry (state of design) and applies it to the model base as illustrated in Figure 7 . A model composition tree is generated based on the underlying system entity structure (SES). Next, the composition tree is used together with the user's choices of performance variables and the type of simulator to de ne a set of simulation composition trees. This is accomplished by successively performing a search through the simulation base SES. Once a set of simulation tools is chosen, the design engine forms a module called an experimental frame for the evaluation of the performance variables.
An experimental frame is a set of circumstances under which a model is experimented with and observed 13]. It In our framework, a simulation tool selected by the design engine is instrumented by an experimental frame in order to compute the values of electrical performance variables. The results of a simulation for all of the selected performance parameters are combined to form a function used in the optimization phase. The optimization routine is invoked by the design engine to generate the next design state. This process is repeated until a satisfactory design is generated.
D. Optimization
The design engine chooses appropriate models and simulation tools and forms the design objective function. Since none of the electrical performance parameters exhibit a behavior that is easy to characterize in terms of symbolic rules with respect to geometrical parameters, an algorithmic method is needed to nd the amount by which any one of the geometrical parameters needs to be changed to optimize the objective function. The method selected in this work optimizes one geometrical parameter at a time with respect to any combination of electrical performance criteria chosen by the designer. This method was selected becuse it is faster, but it does limit the design space. The simulations run did not show a need for more complex method at this time, although the extension of this system to include more general optimization method is quite simpleonly optimization routine would have to be replaced.
Because each of the geometrical parameters is constrained, we use a simple transformation su cient to convert the constrained design problem an unconstrained one 5]. In the transformation given below y is the uncon- Once the function to be optimized is de ned, a standard unconstrained optimization routine is used. A variety of unconstrained optimization routines can be chosen, depending on whether a derivative of the function being minimized is available or not. Since in our case it is not possible to compute a derivative by any other means than a numerical estimation (which is highly error prone), we decided to use Brent's method 6]. It does not require derivative information and is known to converge to a solution superlinearly.
V. Examples
Section IV presented a system for design of the interconnect geometry of two coupled microstrip lines with respect to electrical and geometrical performance criteria. This section gives examples of the design and optimization layers of our system. In each level spacing is designed to meet crosstalk requirements for both resistive and capacitive receiver. Tradeo between crosstalk and spacing is selected since it is well known that as spacing is increased, crosstalk decreases. Both speci c and a generic design example are given which illustrates the capabilities of the design system.
A. Design Level
The parameters used in design and optimization layers for the reduction of crosstalk are shown in Table I . Both capacitive and resistive receivers are used. In both cases spacing is restricted to be between 2 and 8 and the driver resistance is set to 100 . Notice that all parameters except for line length are unitless since it is their ratio, not absolute value that is important. In the case of a capacitive receiver, the maximum value of crosstalk is set to 0.5 V. The load capacitance is 0:1pF . The information presented above is given by the designer in the initialization phase of design.
Speci cation of driver and receiver circuits partially prunes the model base system entity structure shown in Figure 3 . The only choice left to the design engine is the selection of the interconnect model and the extractor. Designer's selection of the approximated type of performance simulation, crosstalk as a type of performance measure, and the capacitive receiver partially prunes the system entity structure of the simulation base shown in Figure 4 .
When the design system is invoked, the design engine rst makes a selection of the extractor to be used to obtain electrical parameters of the current geometry. For geometry parameters given in Table I , Gupta's extractor is selected as shown by condition of equation 13 . Extraction is performed next. The output of extraction gives electrical parameters of the line which can then be transformed together with terminations into dimensionless parameters shown in equation 14.
Then, an appropriate interconnect model is selected. For values of terminations given by the designer and electrical parameters of line shown in Table I , a lumped model is selected. This completes the speci cation of the model composition tree. The nal con guration is shown in Figure 5 .
The model composition tree is used to complete the simulation composition tree. Names of models selected by the design engine are used as premises in selection rules in simulation base. The simulation composition tree is shown in Figure 6 . It uniquely identi es the name of the procedure to be used for evaluation of crosstalk.
Next, the design engine formulates the simulation run speci cation. Maximum value of voltage needed by the generator and the time to end simulation are both speci ed by the designer in the initialization part of the system. This information is su cient for crosstalk evaluation. When a value of crosstalk is obtained, the design objective function is formulated. Since crosstalk is the only performance criterion selected, and it is to be minimized, the value of f i (y) for crosstalk is calculated using equation 27. Variable y is the current value of spacing transformed into its unconstrained version as given by equation 25. The value of the design objective function is the maximum of individual f i 's. In this case it is the value of performance measure of crosstalk, f i (y), since there are no other performance criteria. This value is forwarded to the optimization routine which then attempts to nd the value for spacing that minimizes the design objective function. At each evaluation of the design objective function, the entire process of deriving model and simulation composition trees, evaluating performance criteria and nally of obtaining the value for the design objective function is repeated. The same process is applied for the optimization layer, except that the criteria which re ect the desired direction of change for the current geometrical parameter are added to the design objective function as discussed in Section IV. This design process continues until a geometry which meets all of the performance criteria is obtained.
Results of our design are summarized in Table II . The design engine chose the largest value of spacing as optimum at design level because the tradeo between area and crosstalk was not included.
To compare the value of crosstalk obtained using approximations with the exact value, an exact simulation is done. Section II contains equations which are used by the exact routine. As can be seen in Table II , the approximation (0.436 V) is very close to the exact value of crosstalk (0.435 V). In fact, in any realistic case the load capacitance is much lower then line capacitance and driver resistance is on the order of line impedance. Whenever this is true, the approximations give results that are within 10% of the exact value.
Similar results are obtained with resistive receiver. Resistance is set to 100 . The maximum allowable value of crosstalk is set to 0.15 V. Again, the design engine chose maximum value of spacing. The value of crosstalk for maximum spacing is well below the maximum allowed. The error between crosstalk approximation and the exact value is only 0.1%.
B. Optimization Level
The design produced by the design level is now optimized with respect to spacing. Typically, a designer wants to conserve area while keeping crosstalk at a reasonable level. Thus, the preferred direction of change for spacing is to decrease it. This level attempts to nd the minimum spacing that still satis es the crosstalk constraint. All of the other variables are the same as in the design level and are given in Table II .
In case of capacitive receiver, the best value of spacing given by optimization level is 6.9. At this value of spacing crosstalk is approximated to be 0.496 V, which is right below the 0.5 V maximum speci ed by the designer. Again, simulation is done to check if the approximated value of crosstalk is correct. The value of crosstalk given by the exact routine is 0.504 V, which is basically the same as approximation | only 1.6% error. Results of optimization are summarized in Table II .
When a resistive receiver is used, the best value of spacing chosen by optimization level is 5.5. Again, the approximation (0.146 V) is right below the maximum allowed value (0.15 V). The exact value is 0.143 V, which gives 2.1% error.
It is clear from these examples that the system is capable of designing an interconnect geometry that meets all electrical criteria speci ed by the designer. More general designs have been done with equally good results 11]. The design process takes only a few seconds on a Sun Sparc II workstation. If the exact simulator was used, or a general simulator such as Spice, the time needed to nish the design would rise by couple orders of magnitude with practically no advantage in accuracy. The approach presented by Liu et. al. 4] takes on the average 1.5 hours, as compared to 6 seconds required by the tool presented here. Geometries which result from this design compare well with geometries shown in literature 12] 7]. As a result, combining qualitative and quantitative approaches as done in this work is better then using only a quantitative approach as has been done up to now in package design.
VI. Conclusion
This paper presented an automation approach and tools for design of interconnect geometry with respect to electrical and area constraints. The electrical performance criteria considered are crosstalk, overshoot, undershoot, signal delay and impedance. Although not a performance parameters itself, the characteristic impedance of the line is added to the electrical performance criteria to allow the designer to indirectly control other constraints such as switching noise.
The advantage of combining the symbolic and quantitative approaches is in the separation of design knowledge from the procedures which manipulate it. New knowledge can be easily added and used in other designs.
An algorithmic approach was necessary for optimization since the knowledge-based approach is not capable of handling that problem. Also, an algorithmic approach is needed for simulation, which is used for design evaluation. If only an algorithmic approach was used, the design would take a lot longer (1.5 hours). Application of knowledge reduces the design space and thus reduces the complexity of design problem. As more knowledge is added to the program and as better approximations are included, the design becomes better and faster.
Future work should consider the following areas: modications to the model base, the simulation base, and additions of new performance criteria.
New models can be easily added to model base, since its organization is hierarchical and modular. So far only the lossless line model was considered. The same methodology could be applied to design of a lossy line geometry. A lossy line model would be added to the model base SES and a rule which selects lossy versus lossless line model would augment the rule base. In addition to that, the tools for the evaluation of electrical performance criteria for lossy lines and their respective rules would populate the simulation base system entity structure. In this way on-chip RC lines could be designed as well.
Similarly, to extend this design methodology to three line case, appropriate models need to be added to model and simulation bases which allow for evaluation of electrical preformance criteria in case of three lines. The rest of the system would stay unchanged.
Another area of improvement is to develop better models for driver and receiver circuits. Again, this would requre only changes to model base and simulation base.
So far the simulators in simulation base were restricted to a step input. In reality, there is always a nite rise time, thus an improved design methodology should consider the e ects of rise time on interconnect and termination design.
This work treated dielectric constant as a continuous parameter, which of course is not true in reality. This restriction can be easily removed by allowing user to specify a table of allowed dielectric constants and than choosing the nearest value to the one obtained through unconstrained optimization.
Finally, additional performance criteria need to be added to make design more realistic. Package design contains many other constraints which were not considered in this work such as design of power and ground planes to reduce switching noise, and thermal constraints. The long-term goal of this project is to develop a package-compiler which would aid in design of packages with respect to constraints on all levels of abstraction. The program for automation of interconnect design is only a stepping stone toward this goal. 
